



**Toradex**  
Swiss. Embedded. Computing.

Title <b>Verdin Development Board</b>			Toradex AG Ebenastrasse 10
Size: A3	Number: 1	Revision: V1.1	Horw 6048
Date: 9/9/2022	Time: 11:58:09 AM	Sheet 1 of 23	Switzerland
File: Hardware_Architecture.SchDoc			

Please check the notes appearing in red on the schematic pages. In addition, please check the Errata document of the respective product (the potential issues discovered/reported are going to appear in the Errata first). Follow the guidance provided in the relevant Carrier Board Design Guide. Please carefully review your designs against all of the sections of the Carrier Board Design Guide before proceeding with manufacturing your custom carrier board. The documents referenced are available on our Developer Website.

## REVISION HISTORY:

Revision V1.0

Initial release

Revision V1.1

1. IC22 KSZ9031RNXCA has been replaced with a new part KSZ9131RNXI and the value of R211 has been changed from 12.1K to 6.04K according to the KSZ9131 datasheet. For the new Ethernet PHY (IC22), the configuration of the strapping pins used with KSZ9031 is not valid anymore and is marked as "Reserved, Not used". For this reason, it has been changed to provide maximum features. Capacitors C126 and C129 have been removed as they are not required. Stitching capacitors C120, C128 have been placed near 235 and 237 pins of the connector X1 to improve the signal integrity of the ETH\_1 interface.

2. To be compliant with a USB specification more 100uF capacitors on a +V5\_VBUS power rail have been added (C310, C311, C22). As the capacitance on +V5\_VBUS power rails has been increased it could lead to issues with a big inrush current at the board power-up stage or USB ports power switching. To avoid these issues USB power switch IC10 has been replaced with two new USB power switches AOZ1353DI-01 (IC10, IC54) providing a soft-start feature. Ferrite beads L3, L6, L8 connected between USB connectors GND pins and PCB GND plane have been removed to improve USB interface signal integrity.

3. CSI camera master clock (MCLK) signal has been routed to the Module-specific mezzanine board connector to provide an option for using this signal on a future mezzanine boards with a secondary CSI interface if it is available on Module-specific pins. MCLK signal has been routed a way when traces create a T-branch so it can be used on both SCI camera interfaces if required. By default branch routed to the Module-specific mezzanine connector is disconnected - R440 not assembled.

4. Micro-USB connectors X34 and X66 have been replaced with USB-C connectors to improve design consistency across the Verdin family and as USB-C connectors are becoming more widespread than Micro-USB. X34 connector replacement also required some additional logic to drive the USB\_1\_ID signal, since the USB-C connector doesn't have a separate ID pin, like Micro-USB. For this reason, the USB-C and port control configuration logic IC53 has been added. Also, the IC9 USB power switch has been replaced with a new part AOZ1353DI-01. The new IC has a soft-start function and also allows to set the current limiting of the power switch using an external resistor R22. The soft-start time is adjusted with C291.

5. Pinout of the pin headers X15, X16, X17 has been optimized, and the count of the header's pins reduced to 30. FTDI UART flow control signals RTS and CTS have been removed from pin headers and connected to the SMD test points. Level-shifting IC 45 has been removed as an excessive component.

6. Temperature sensor, with I2C interface and Linux driver support, IC50 has been placed on the board as a useful feature for the remote equipment monitoring.

7. 25MHz crystals OSC1 and OSC2 (5x3.2mm) have been replaced with a new component in a smaller package (3.2x2.5mm) and lower price but with the same specifications.

8. Voltage sensing divider resistors R3, R5, R33, R34 values have been changed to set the voltage limits of the protection IC25 as close as possible to the maximum and minimum input voltage of the IC13, IC15.

9. To improve signal integrity of the differential pairs routed to the Module-specific mezzanine connector, additional stitching capacitors C312-C320 have been placed near the connector X5 similar to the way how it was done for the capacitors C249-C257 near the connector X1.

10. Delayed output-enable (OE), MOSFET based, circuit for the IC39, IC44, IC46 has been simplified and related MOSFETs have been removed. JTAG RESET level shifting circuit, based on a T29, has been improved to avoid SoM's resetting issues when the FTDI debugger is not connected to the PC. Discrete components optimization has been done and few excessive components that don't make sense have been removed. T24A and T25A MOSFET's gates have been connected together to meet the power-on sequencing for the Ethernet PHY - IC22.

11. Audio codec IC28 has been replaced with a new part NAU88C22YG containing an integrated speaker driver. Spring contact connector X28 and pin headers X13, X29 has been added to all a various kind of speaker connection. As an additional feature, AUX output connector X14 and onboard microphone MIC1 have been added. The power control circuit for the audio codec has been updated according to the IC28 specifications and discrete MOSFETs have been replaced with power switching ICs MIC94073YMT (IC34, IC55, IC56). GND\_A net has been removed. Common ground connection instead of ground splitting has been used to improve ESD protection and to avoid noise injection through the ESD diodes.

12. BJT transistor T14 at the USB HUB power control circuit has been replaced with a part number MMBT5551LT1G the same as T35, T47 to reduce the BOM.

13. MIPI DSI interface mezzanine connector X48 has been replaced with a less expensive part LSS-130-03-L-DV-A-K-TR. GPIO\_1 and GPIO\_2 nets have been removed from X48 as it's not used on new versions of the Verdin family video adapters.

14. To reduce the 3.3V DC-DC converter load and IC23 power dissipation by reducing voltage drop, IC23 input has been connected to +V1.8\_SW power rail instead of +V3.3\_SW rail.

15. To improve thermal interface fixation and simplify its shape Verdin SoM fixation spacers M12, M13 and thermal interface fixation spacers M16, M17 have been replaced with higher parts - 2.5mm and 7mm respectively. According to this, also, the position of the M16, M17 spacers has been changed.

16. The general-purpose level shifter schematic has been completely reworked. Bidirectional auto-sensing level shifters IC31, IC32 have been replaced with defined direction level shifters SN74AVC4T774RSVR. IC33 has been replaced with FXMA2102L8X, which is an open-drain level shifter and can be used for the I2C signals. 6-pin female headers X39-X44 have been replaced with two 10-pin female headers X39, X40 to reduce cost, PCB space, and complexity of the design.

17. SD Card interface layout has been improved by increasing distance between traces and proper length matching of the data lines.

18. 5.1K pull-up resistor R420 has been added to the CTRL\_WAKE1\_MICO# net to comply with the PCI Express specification.

19. ESD protection diode D22 has been removed because RS485 transceiver IC36 has ESD protection built-in.

20. IC30 IP4786CZ32 has been marked by the manufacturer as "NRND" and been replaced with HDMI2C1-14HD that provides similar features. Also, common-mode chokes L38-L41 have been added to reduce common-mode noise and improve wireless connectivity performance.

21. PCI Express and Ethernet interfaces differential pairs layout has been changed according to the updated specifications. Differential pairs impedances have been defined in the following way: PCI Express - 50 Ohm single /85 Ohm differential, Ethernet 55 Ohm single /100 Ohm differential.

22. Connector X52 has been replaced with a new part LSS-150-03-L-DV-A-K-TR as a less expensive alternative to the previously used. Also, the connector's pinout has been changed, because of less count of pins comparing to the old one and to simplify the PCB layout.

23. To protect exposed ports/interfaces from potential ESD strikes an ESD protection diodes have been added to the following interfaces: Ethernet, MIPI CSI, SD Card, Audio, Push-buttons. For the interfaces already ESD protected, like USB ports, ESD diodes have been replaced with the other part numbers to reduce the BOM. For the interfaces that utilize high-speed differential pairs and have external connectors (HDMI, MIPI CSI, USB 3.1), common-mode chokes have been added, to improve wireless connectivity by reducing high-frequency common-mode noise. Common mode chokes already available on the USB 2.0 interface differential pairs have been replaced with a new part to reduce the BOM.

24. Universal LEDs and Switches configuration has been changed in a way that allows having active LOW and active HIGH push-buttons configuration instead of active HIGH only on the previous version. Also, the configuration of the push-buttons SW8-SW12 to active LOW or active HIGH can be changed by reworking resistors R268, R269, R272-R275, R277, R278, R411-R418.

25. To improve the jumper area, the pinout of the pin headers X5, X6, X7 have been changed. FTDI JTAG pin header X67 has been replaced with a smaller one. Connections related to the FTDI GPIO pins have been moved to pin headers X5, X6, X7. Nets connected to X5, X6, X7 pin header pins 11, 12, 13, 14 have been renamed to GPIO\_5\_CSI, GPIO\_6\_CSI, GPIO\_7\_CSI, GPIO\_8\_CSI respectively.

26. The power-gating schematic has been improved in a way that allowed to replace 3-state buffer: IC47-IC56 with an AND gates IC47-IC49 and eliminate transistors T20, T34, T39, T40, T41. This change reduces the complexity and cost of the power-gating circuit. Also, it allows to avoid inverting EX\_1- EX\_11 power gating signals - when EX\_XX is HIGH then PWR\_CTRL\_XX is HIGH, and related peripheral is powered on. Pinout of the connectors X8, X10 has been improved to simplify the PCB layout and avoid not used pins.

27. Power switching ICs IC3, IC4, IC6, IC8 have been replaced with the MIC94073YMT to reduce the BOM.

28. The connection of the "ALWAYS ON" jumper JP7 has been changed to simplify and improve the power control schematic.

29. Additional LED for +V5\_STB power rail indication has been added.

30. Current limiting diode CLD1 has been replaced with a circuit based on two BJT transistors T35, T47 for the price reduction. Transistors T19 and T33 have been replaced with NTMFS5C670NLT1G which is less expensive than previously used SIR870DP-T1-GE3. Capacitor C300 100nF 100V has been replaced with 100nF 16V to save some PCB space and BOM reduction.

31. Buck converters IC13, IC15 (AOZ2261AQI-10) have been replaced with AOZ2261AQI-15. That replacement allows going lower with the input power supply voltage without violating the stability of the +V5 power rail. According to the measurements done on the board, input voltage limits have been set to 7-24V ±10% to match with the measurement results. Besides that, resistors R66, R81 have been removed, and pins 19 of the IC13, IC15 have been connected directly to the GND. AOZ2261AQI does not provide an overcurrent sensing feature, and pin 19 of these ICs is defined as a PGND. According to the datasheet, it should be connected directly to the GND.

32. Indication LEDs brightness has been reduced by reducing a current through the LEDs to around 1.5 mA instead of 10 mA in a previous version. LED's current limiting resistors values have been changed from 150R to 1K and from 330R to 2.2K respectively.

33. POGO pins X18, X19 orientation and connection to the pin headers X62, X63 have been changed to make the design more consistent and intuitive.

34. 5-pin single-row headers X59, X60 have been replaced with 10-pin double-row headers to provide an option for connecting pin header-to-DSUB9 adapters. Jumpers JP25, JP26, JP27, JP28 have been added to allow disconnecting CAN interface power rails from the output connector.

35. To have all the signals at 1.8V level, and to avoid potential damage when 3.3V and 1.8V signals joined together, level shifter IC51 has been added. This IC translates the IC41 3.3V GPIO signals to 1.8V. This change required separate 1.8V LDO - IC52 to allow control of the Development Board with IC41 GPIOs when it's in a Power-OFF state. To allow IC41 GPIOs usage as a regular GPIO and avoid backfeeding issues in this case, a 3-way jumper JP30 has been placed.









36. To implement a power-gating feature for the RS485 interface IC37 has been added. Circuit based on the NAND gates turning off the transmitter and receiver of the RS485 interface (IC36) when PWR\_CTRL\_11 is LOW. Transistor T5 and LED32, LED33 have been added for indicating power modes of the RS485 and RS232 transceivers respectively.

37. To improve the power-up sequence of the USB HUB IC11 and Ethernet transceiver IC22, the values of the following discrete components have been changed: C52 10nF to 100nF, R217 10K to 100K, R223 10K to 100K, C159 100nF to 10nF.

38. The resistors R181 and R216 have been marked as "Not Assembled". Pins 235 and 237 of the SoM's connector X1 have been renamed to ETH\_1\_LED\_1 and ETH\_1\_LED\_2, respectively. The following net names have been changed: ETH\_1\_ACT to ETH\_1\_LED\_1, ETH\_1\_LINK to ETH\_1\_LED\_2, ETH\_2\_ACT to ETH\_2\_LED\_1, ETH\_2\_LINK to ETH\_2\_LED\_2.



Title <b>Verdin Development Board</b>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 2	Revision: V1.1	
Date: 9/9/2022	Time: 11:58:09 AM	Sheet 2 of 23	
File: Revision_History-1.SchDoc			



**Toradex**  
Swiss. Embedded. Computing.


Title <b>Verdin Development Board</b>		Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: A3	Number: 3	Revision: V1.1
Date: 9/9/2022	Time: 11:58:09 AM	Sheet 3 of 23
File: Power_Supply.SchDoc		

**PUSH BUTTON CONTROLLER**


**ALWAYS ON JUMPER**




**STANDBY VOLTAGE LDO**




**POWER ON/OFF BUTTON**




**RESET BUTTON**




**RECOVERY BUTTON**



**POWER CONTROL CONNECTOR**




**RESET LED**



**POWER SUPPLY REGULATORS (BUCK / STEP-DOWN)**

Soft Start Time:  
Tss(us) = 330 x C<sub>ss</sub>(nF)




DBG\_CTRL[0..3]  
16



SYSTEM\_CTRL[0..8]  
3, 5, 7, 8, 10, 12, 16



Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 4	Revision: V1.1
Date: 9/9/2022	Time: 11:58:10 AM	Sheet 4 of 23
File: Power_Switch.SchDoc		




2309409-2



C

D

1




2




C

D

2




3



C

D

3




4






C

D

4



5





C

D

5



6



C

D

6



7



C

D

7




8



C


D

8



**BATTERY CHARGE CONFIGURATION:**  
R46 200K PORT 1 BC  
R46 10K PORT 1-3 BC  
R46 10R RESERVED  
  
R47 200K NO BC  
R47 10K PORT 1-2 BC  
R47 10R PORT 1-4 BC

**NONREMOVABLE PORT CONFIGURATION:**  
R48 200K PORT 1 NONREMOVABLE  
R48 10K PORT 1-3 NONREMOVABLE  
R48 10R RESERVED  
  
R49 200K ALL PORTS REMOVABLE  
R49 10K PORT 1-2 NONREMOVABLE  
R49 10R PORT 1-4 NONREMOVABLE




**Toradex**  
Swiss. Embedded. Computing.

Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 5	Revision: V1.1
Date: 9/9/2022	Time: 11:58:10 AM	Sheet 5 of 23
File: USB_HUB.SchDoc		


The current USB power supply circuit is not ideal. If you are planning to implement it in your custom carrier board, please check the relevant reference schematic contained in the USB section of the related Carrier Board Design Guide.

**TUSB321AIRWBR PORT PIN CONFIGURATION**  
 The state of this pin is sampled when VDD is active.  
 H - DFP (Pull-up to VDD if DFP mode is desired)  
 NC - DRP (Leave unconnected if DRP mode is desired)  
 L - UFP (Pull-down or tie to GND if UFP mode is desired)  
 In a current design can be used only as DFP!!!

**TUSB321AIRWBR CURRENT MODE PIN CONFIGURATION**  
 Advertise VBUS current. This 3-level input is used to control current advertisement in DFP mode or DRP mode connected as source.  
 L - Default Current (0.5A for USB 2.0 or 0.9A for USB 3.0). Pull-down to GND or leave unconnected.  
 M - Medium (1.5A) current. Pull-up to VDD with 500-kΩ resistor.  
 H - High (3.0A) current. Pull-up to VDD with 10-kΩ resistor.



Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 6	Revision: V1.1
Date: 9/9/2022	Time: 11:58:10 AM	Sheet 6 of 23
File: USB_Connectors.SchDoc		



Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 7	Revision: V1.1
Date: 9/9/2022	Time: 11:58:11 AM	Sheet 7 of 23
File: Ethernet.SchDoc		





PERIPH\_PWR\_CTRL[0..10] PERIPH\_PWR\_CTRL[0..10]  
5, 7, 10, 12, 14, 16, 17, 18

I2C\_1[0..1] I2C\_1[0..1]  
3, 5, 10, 12, 16, 17, 21


SYSTEM\_CTRL[0..8] SYSTEM\_CTRL[0..8]  
3, 4, 5, 7, 10, 12, 16

X1V  
PCIE\_1\_RESET# 244 SODIMM 244 M  
PCIE\_1\_CLK\_N 226 PCIE\_1\_CLK\_N  
PCIE\_1\_CLK\_P 228 PCIE\_1\_CLK\_P  
PCIE\_1\_L0\_RX\_N 232 PCIE\_1\_L0\_RX\_N  
PCIE\_1\_L0\_RX\_P 234 PCIE\_1\_L0\_RX\_P  
PCIE\_1\_L0\_TX\_N 238 PCIE\_1\_L0\_TX\_N  
PCIE\_1\_L0\_TX\_P 240 PCIE\_1\_L0\_TX\_P  
2309409-2



USBH4[0..1] USBH4[0..1]  
5




Title <b>Verdin Development Board</b>		Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: A3	Number: 8	Revision: V1.1
Date: 9/9/2022	Time: 11:58:11 AM	Sheet 8 of 23
File: PCI_Express.SchDoc		




WARNING: HDMI2C1-14HD is NRND.  
Different solution will be used in the next product releases.





Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 9	Revision: V1.1
Date: 9/9/2022	Time: 11:58:11 AM	Sheet 9 of 23
File: HDMI.SchDoc		




Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 10	Revision: V1.1
Date: 9/9/2022	Time: 11:58:12 AM	Sheet 10 of 23
File: MIPI_DSI.SchDoc		





Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 11	Revision: V1.1
Date: 9/9/2022	Time: 11:58:12 AM	Sheet 11 of 23
File: MIPI_CSI.SchDoc		




2309409-2







**Stitching Capacitors**








Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 12	Revision: V1.1
Date: 9/9/2022	Time: 11:58:12 AM	Sheet 12 of 23
File: Module-specific.SchDoc		






PERIPH\_PWR\_CTRL[0..10]  
5, 7, 8, 10, 12, 16, 17, 18



IC5, IC7 alternative component:  
Recom, R1SX-0505-R

**Toradex**  
Swiss. Embedded. Computing.


Title <b>Verdin Development Board</b>		Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: A3	Number: 14	Revision: V1.1
Date: 9/9/2022	Time: 11:58:12 AM	Sheet 14 of 23
File: CAN.SchDoc		




Title <b>Verdin Development Board</b>			Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: A3	Number: 15	Revision: V1.1	
Date: 9/9/2022	Time: 11:58:13 AM	Sheet 15 of 23	
File: SDCard.SchDoc			

**GPIO EXPANDER**

SYSTEM\_CTRL[0..8] SYSTEM\_CTRL[0..8]  
3, 4, 5, 7, 8, 10, 12



Power gating line	Module
PWR_CTRL_1	USB HUB
PWR_CTRL_2	CAN1
PWR_CTRL_3	CAN2
PWR_CTRL_4	Ethernet 2
PWR_CTRL_5	Audio
PWR_CTRL_6	PCIe Power
PWR_CTRL_7	PCIe Wireless
PWR_CTRL_8	RS232
DSI_1_PWR_EN	MIPI DSI
PWR_CTRL_10	Mezzanine
PWR_CTRL_11	RS485




I2C\_1[0..1] I2C\_1[0..1]  
3, 5, 8, 10, 12, 17, 21

PCAL6416AHF I2C address configuration	
ADDR pin	Slave address
GND	0x20
VDD	0x21

PCAL6416AHF I2C address 0x21

Address input. Connect directly to VDD or GND.

**GPIO**



**Toradex**  
Swiss. Embedded. Computing.


Title: **Verdin Development Board**

Size: A3    Number: 16    Revision: V1.1

Date: 9/9/2022    Time: 11:58:13 AM    Sheet 16 of 23

File: GPIOs.SchDoc





Toradex AG  
Ebenaustrasse 10  
Horw  
6048  
Switzerland



**WARNING:** 0R resistors have been assembled in the place of the capacitors C182, C183. This topic is explained in the product errata (<https://developer.toradex.com/products/verdin-development-board#tab-errata-known-issues>)


**Toradex**  
Swiss. Embedded. Computing.

Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 17	Revision: V1.1
Date: 9/9/2022	Time: 11:58:14 AM	Sheet 17 of 23
File: Audio.SchDoc		




Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 18	Revision: V1.1
Date: 9/9/2022	Time: 11:58:14 AM	Sheet 18 of 23
File: Serial.SchDoc		





### LEDs and Switches




### LEVEL SHIFTERS



Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 19	Revision: V1.1
Date: 9/9/2022	Time: 11:58:14 AM	Sheet 19 of 23
File: LEDs_Switches.SchDoc		



Title <b>Verdin Development Board</b>		Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 20	Revision: V1.1
Date: 9/9/2022	Time: 11:58:15 AM	Sheet 20 of 23
File: PWM_QSPI_SPI_ADC.SchDoc		



WC. Write operations are disabled to the entire memory array when Write Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating. When Write Control (WC) is driven high, device select and address bytes are acknowledged. Data bytes are not acknowledged.








(E2,E1,E0) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code (check M24C02 datasheet). When not connected to VCC (left floating), these inputs are read as low (0).

IC50: SDA, SCL, ALERT, GND, Vs, GND. Address bits A0, A1, A2 are connected to TS\_ADDR\_A0, TS\_ADDR\_A1, TS\_ADDR\_A2 via resistors R351, R357, R363, R365.


I2C\_1[0..1] 3, 5, 8, 10, 12, 16, 17




Title <b>Verdin Development Board</b>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 21	Revision: V1.1	
Date: 9/9/2022	Time: 11:58:15 AM	Sheet 21 of 23	
File: EEPROM.SchDoc			




DIRx	Direction
0	A <= B
1	A >= B



DIRx	Direction
0	A <= B
1	A >= B



DIRx	Direction
0	A <= B
1	A >= B



DIRx	Direction
0	A <= B
1	A >= B



- JMP1
- JMP2
- JMP3
- JMP4
- JMP5
- JMP6
- JMP7
- JMP8
- JMP9
- JMP10
- JMP11
- JMP12
- JMP13
- JMP14
- JMP15
- JMP16
- JMP17
- JMP18
- JMP19
- JMP20
- JMP21
- JMP22
- JMP23
- JMP24
- JMP25
- JMP26
- JMP27
- JMP28
- JMP29
- JMP30
- JMP31
- JMP32
- JMP33
- JMP34
- JMP35
- JMP36
- JMP37
- JMP38
- JMP39
- JMP40
- JMP41
- JMP42
- JMP43
- JMP44
- JMP45
- JMP46
- JMP47
- JMP48
- JMP49
- JMP50
- JMP51
- JMP52
- JMP53
- JMP54
- JMP55
- JMP56
- JMP57
- JMP58
- JMP59
- JMP60
- JMP61
- JMP62
- JMP63
- JMP64
- JMP65
- JMP66
- JMP67
- JMP68
- JMP69
- JMP70
- JMP71
- JMP72
- JMP73
- JMP74
- JMP75
- JMP76
- JMP77
- JMP78
- JMP79
- JMP80
- JMP81
- JMP82
- JMP83
- JMP84
- JMP85
- JMP86
- JMP87
- JMP88
- JMP89
- JMP90
- JMP91
- JMP92
- JMP93
- JMP94
- JMP95
- JMP96
- JMP97
- JMP98
- JMP99
- JMP100
- JMP101
- JMP102
- JMP103
- JMP104
- JMP105
- JMP106
- JMP107
- JMP108
- JMP109
- JMP110
- JMP111
- JMP112
- JMP113
- JMP114
- JMP115
- JMP116
- JMP117
- JMP118
- JMP119
- JMP120
- JMP121
- JMP122
- JMP123
- JMP124




Mini PCIe Latch  
MECH3

Type Specific Board  
MECH14

DSI Adapter Board  
MECH15



- Fiducial  
MECH18
- Fiducial  
MECH19
- Fiducial  
MECH20
- Fiducial  
MECH21
- Fiducial  
MECH22
- Fiducial  
MECH23
- Fiducial  
MECH24
- Fiducial  
MECH25
- Fiducial  
MECH26
- Fiducial  
MECH27
- Fiducial  
MECH28



Title <b>Verdin Development Board</b>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: A3	Number: 23	Revision: V1.1	
Date: 9/9/2022	Time: 11:58:15 AM	Sheet 23 of 23	
File: Mechanical.SchDoc			