

REVISION HISTORY

The differences in the design data for the Apalis Evaluation Board between "V1.0 UNVALIDATED" and "V1.0" are as follows:

0. Hardware\_Architecture schematic page:
- The Hardware\_Architecture has been modified accordingly to the following points.
1. Power\_Supply schematic page:
- Cosmetic changes: the PMIC schematic and the 3.3V\_SW CTRL block have been moved in the "Power\_Switch" Schematic sheet.
  - Cosmetic changes: the mechanical components have been moved in the "Mechanical" sheet.
  - Cosmetic changes: the Power IN, Power OUT and the EMI filter stages have been reorganized.
2. Power\_Switch schematic page:
- Cosmetic changes: the PMIC schematic and the 3.3V\_SW CTRL block have been moved from the "Power\_Supply" Schematic sheet.
  - The NOTE 1 has been added to the schematic page: "It is recommended to add a 100K pull up resistor to the signal WAKE1\_MICO#".
  - The NOTE 2 has been added to the schematic page: "It is recommended to add a 100K pull down resistor to the signal POWER\_ENABLE\_MOC1".
3. USB\_Hub schematic page:
- Minor cosmetic changes.
4. USB\_Connectors schematic page:
- The NOTE 6 has been added to the schematic page: "It is recommended to connect also the signal USB01\_VBUS to the ESD protection diode and to add 100K pull down resistor".
5. Audio\_Codec schematic page:
- Cosmetic changes: the IC28 has been divided in two subparts to improve the schematic readability; the input subpart has been left in the "Audio\_Codec" schematic page, the output subpart has been moved in the "HDA\_Connectors" schematic page.
  - Cosmetic changes: the S/PDIF output has been moved in the "HDA\_Connectors" schematic page.
  - The IC28 has component has been updated: the new Design Item ID is: IC-Realtek-ALC898
  - The NOTE 7 has been added to the schematic page: "A rewiring through the jumper area is needed for the HDA interface". To connect the signals correctly, the following connections are needed:  
Remove the Jumpers X6 pins 5, 7, 8, 9.  
Connect X5 pin 5 to X7 pin 9  
Connect X5 pin 7 to X7 pin 8  
Connect X5 pin 8 to X7 pin 5  
Connect X5 pin 9 to X7 pin 7
6. HDA\_Connectors schematic page:
- Cosmetic changes: the IC28 has been divided in two subparts to improve the schematic readability; the input subpart has been left in the "Audio\_Codec" schematic page, the output subpart has been moved in the "HDA\_Connectors" schematic page.
  - Cosmetic changes: the S/PDIF output has been moved in the "HDA\_Connectors" schematic page.
7. SPDIF schematic page:
- Minor cosmetic changes.
8. Analogue\_Audio schematic page:
- Minor cosmetic changes.
9. Camera schematic page:
- Minor cosmetic changes.
10. RGB\_Breakout schematic page:
- Minor cosmetic changes.
11. DDC schematic page:
- Minor cosmetic changes.
12. DVI-I schematic page:
- Minor cosmetic changes to highlight that the EDS protection diodes need to be placed close to the DVI-I connector.
  - The NOTE 5 has been added to the schematic page: "It is recommended to connect also the signal HDMI1\_HPD to the ESD protection diode".
13. LVDS schematic page:
- Cosmetic changes: the bus LCD1[0..29] has been added to this schematic page because the signals PWM\_BKL1 and BKL1\_ON are not contained in the bus LVDS1[0..19].
14. Serial schematic page:
- Minor cosmetic changes.
  - The resistor R303 has been marked as not assembled, the resistor R302 has been marked as assembled.
15. Sata schematic page:
- Minor cosmetic changes.
16. PCI\_Express\_Switch schematic page:
- The NOTE 3 has been added to the schematic page: "The resistor R183 is not needed if the signal WAKE1\_MICO# has already a pull up (see NOTE 1)".
17. PCI\_Express\_Connectors schematic page:
- The NOTE 4 has been added to the schematic page: "The capacitors C277 and C278 must have a 16V voltage rating".
18. SPI schematic page:
- Minor cosmetic changes.
19. Type\_Specific schematic page:
- Minor cosmetic changes.
20. Mechanical schematic page:
- This schematic page has been added.
  - Cosmetic changes: the mechanical components which were in the "Power\_Supply" schematic sheet have been moved in this schematic sheet.
  - The shunt jumpers JMP1 - JMP148 have been added to this schematic page.
  - The spacers MECH-HiTech-KFE-M3-8ET have been added to this schematic page.
  - The component CON-DECA-MC100-508-02-1x2-Mate has been added to this schematic page.
21. Schematic pages:
- The Schematic pages have been renumbered.
22. Apalis Evaluation Board Schematic Library file:
- This schematic page has been added.
  - The component IC-Realtek-ALC888-TEMP has been updated: the new Design Item ID is: IC-Realtek-ALC899.
  - The component Con-Tyco-3-641126-3 has been deleted from the library.
  - The component MECH-HiTech-KFE-M3-8ET has been added to the library.
  - The component MECH-Shunt-Jumper-Black-2.54mm has been added to the library.
  - The component CON-DECA-MC100-508-02-1x2-Mate has been added to the library.

23 August 2013

23. Audio\_Codec schematic page:
- The NOTE 8 has been added to the schematic page: "The bead L33 needs to be assembled".
24. JTAG schematic page:
- The NOTE 9 has been added to the JTAG schematic page: "On Apalis Evaluation Board V1.0, the connector X59 has been layouted rotated by 180 degrees on the PCB by mistake. This means that the signal JTAG\_TDI on the carrier board is connected to VREF\_JTAG on the module and so on. Please consider this information while placing the same connector on your PCB design. Please contact the Toradex support if you need to test this interface on the Apalis Evaluation Board.".

21 November 2013

25. USB\_Hub schematic page:
- The NOTE 10 has been added to the schematic page: "It is recommended to assemble 0R resistor instead of 22R for R289 and R290".

IF IN DOUBT ASK

09 October 2014

26. New Hardware Revision, Apalis Evaluation Board V1.1
27. All schematic pages
- Schematic page template has been updated.
  - "Port Cross Reference" has been added to the project.
28. Power Switch schematic page:
- The modification suggested in the NOTE 1 has been implemented: a pull-up resistor R218, 4.7K Ohm has been added to the signal WAKE1\_MICO#.
  - The modification suggested in the NOTE 2 has been implemented: a pull-down resistor R219, 100K Ohm has been added to the signal POWER\_ENABLE\_MOC1.
29. Power Supply schematic page:
- New power connector X48 for SATA interface has been added in the schematic page.
  - New power connector X47 has been added in the schematic page.
30. DVI-I schematic page:
- The modification suggested in the NOTE 5 has been implemented: HDMI1\_HPD signal has been connected to the ESD protection diode D1.
  - Level shifter circuit has been implemented to the HDMI1\_HPD signal using T18, R4, and R311 in the schematic page.
  - Resistor R4 value has been changed from 1K to 47K in the schematic page.
31. USB Connectors schematic page:
- The modification suggested in the NOTE 6 has been implemented: signal VCC\_USB01 has been connected to the ESD protection diode D16.
  - The NOTE 12 has been added to the schematic page: "The ferrite bead L46 has been marked not assembled because it back-feeds 5V\_SW power rail via ESD diode D16".
  - L46 has been marked not assembled in the assembly variant.
  - The NOTE 6 has been updated in the schematic page: "It is recommended to add 100K pull down resistor to the signal USB01\_VBUS.".
32. USB Hub schematic page:
- The modification suggested in the NOTE 10 has been implemented: resistors R289 and R290 value have been changed from 22R to 0R in the schematic page.
33. PCIE Express Switch schematic page:
- Net PCIE1\_PEX\_RESET# has been added.
  - Assembly option for routing the signal PCIE1\_PEX\_RESET# has been implemented using resistors R300 and R310.
  - The NOTE 13 has been added to the schematic page: "GPIO7 has been used to control PEX\_PREST# pin on PCIE switch because of the errata Err\_5 mentioned in the document PEX8605AA\_Errata\_v1.8\_30Nov2012. Please contact PLX for further information.".
  - The modification suggested in the NOTE 3 has been implemented: resistor R183 has been marked as not assembled in the assembly variant.
34. PCI Express Connectors schematic page:
- The modification suggested in the NOTE 4 has been implemented: capacitors C277 and C278 voltage rating have been changed to 16V.
35. JTAG schematic page:
- The issue related to NOTE 9 in the revision V1.0 has been fixed: JTAG Connector X59 has been rotated by 180 degree in the PCB layout.
36. Serial schematic page:
- A pull-up resistor R312, 1M Ohm has been added to the signal UART1\_USB\_RXD.
37. Audio Codec schematic page:
- The issue related to NOTE 7 in the revision V1.0 has been fixed: DAP signal are rearranged between breakout connector X6 and X7.
  - The modification suggested in the NOTE 8 has been implemented: assembly variant has been updated to mark ferrite bead L33 as assembled.
38. Apalis Evaluation Board PCB layout.
- PCB design has been updated with all the schematic changes.
  - Jumper JP21 has been repositioned on the PCB.

15 May 2015

39. SATA schematic page:
- The NOTE 14 has been added to the schematic page: "NOTE 14: Mini PCIe connector schematic symbol is used in the schematic for the mSATA connector (X36), as Mini PCIe and mSATA use the same physical connector. It is important to note that the mSATA interface specifies the RX+ signal on pin 23 and RX- signal on pin 25, whereas the Mini PCIe Card features the RX+ signal on pin 25 and RX- on pin 23. The PCIe interface supports polarity reversal, but not the SATA interface. Since the Mini PCIe connector pin names doesn't match with the mSATA signals, the situation might be confusing. Special attention must be paid while reading or connecting the mSATA signals. "
40. Mechanical schematic page:
- Mechanical components part number have been made visible.
41. JTAG schematic page:
- The NOTE 15 has been added to the schematic page: "NOTE 15: Normally, JTAG interface is not required on the Apalis carrier board. For flashing and debugging purpose, the system Recovery mode over USB (USB01) and Serial Port (UART1) shall be used. On custom carrier board, customers are recommended to implement the JTAG interface only if it is necessary.

03 June 2015

42. Apalis Evaluation Board PCB layout.
- Position of the silkscreen text "TX" and "RX" for LED12 and LED13 respectively have been corrected.

12 August 2015

43. Schematic Library file.
- The components TP-Keystone-5011, IC-Realtek-ALC898, LED-Osram-LS T670-K1L2-1, LED-Osram-T670-K1L2-1 have been updated because of small typo errors in the component parameters description.

03 February 2016

44. Schematic files.
- The "NA" notes have been eliminated all over the project since altium can add this note automatically using the assembly variants.
  - The bus GPIO name has been modified to GPIO[1..8].
45. Power Supply schematic files.
- The notes related to decoupling capacitors position have been corrected.
46. Mechanical schematic files and Schematic library file.
- The PCB1 component version has been corrected to the right value.
47. Sata, PCI\_Express\_Connectors schematic files and Schematic library file.
- The component CON-Molex-67910-5700 has been updated to avoid the PCIe/Sata potential confusion.
48. Power\_Switch schematic file.
- The Value of the resistor R44 has been corrected to match the resistor assembled on the board.

15 June 2016

49. Power Switch Schematic page.
- The NOTE 16 has been added to the schematic page: "NOTE 16: Apalis Evaluation Board V1.1A, 3.3V output power supply is designed for 15W (max). Please check if the available power is enough for the Apalis module of your choice. E.g. Apalis TK1 exceeds this under heavy load."

16 April 2018


50. Power Switch Schematic page
- NOTE 16 has been updated.

15 June 2021









51. USB\_Hub Schematic page
- The value of the resistor R70 has been changed from 100k to 10k to avoid the undefined state of the USB Hub enable signal when SoM is in a Reset state








Title <b><i>Apalis Evaluation Board 1.1</i></b>			<i>Toradex AG Ebenastrasse 10 Horw 6048 Switzerland</i>
Size: <b>A3</b>	Number: <b>1</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:06 AM</b>	Sheet <b>1</b> of <b>32</b>	
File: <b>Revision_History.SchDoc</b>			




Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>2</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:06 AM</b>	Sheet <b>2</b> of <b>32</b>	
File: <b>Hardware_Architecture.SchDoc</b>			






## Push Button Controller






## Reset LED




## SYSTEM\_CTRL MXM0[0..3]




## Power Supply Controller




## 3.3V\_SW CTRL



## 12V CTRL



## FAN CTRL







NOTE 16: Apalis Evaluation Board V1.1A, 3.3V output power supply is designed for 15W (max). Apalis Evaluation Board power supply is not capable of delivering peak power required by Apalis iMX8QM or Apalis TK1 module under stress like processor / GPU intensive tasks. We are working on redesign of the power supply on Apalis Evaluation Board. It is possible to increase the output current of the power supply by changing the current sense resistor (R44) on the Apalis Evaluation Board. If required it is OK to change the current sense resistor in the lab. However we don't recommend such changes in the field.



## Revision History Notes



Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland	
Size: <b>A3</b>	Number: <b>4</b>	Revision: <b>V1.1</b>		
Date: <b>6/17/2021</b>	Time: <b>12:34:06 AM</b>	Sheet <b>4</b> of <b>32</b>		
File: <b>Power_Switch.SchDoc</b>				













NOTE 6: it is recommended to add 100K pull down resistor to the signal USB01\_VBUS.

NOTE 12: the ferrite bead L46 has been marked not assembled because it back-feeds 5V\_SW power rail via ESD diode D16.


#### Revision History Notes




Title <b>Apalis Evaluation Board 1.1</b>			Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>7</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:07 AM</b>	Sheet <b>7</b> of <b>32</b>	
File: <b>USB_Connectors.SchDoc</b>			










Title <i>Apalis Evaluation Board 1.1</i>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>10</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:07 AM</b>	Sheet <b>10</b> of <b>32</b>	
File: <b>GPIOs.SchDoc</b>			




Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>11</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:07 AM</b>	Sheet <b>11</b> of <b>32</b>	
File: <b>Audio_Codec.SchDoc</b>			











X1L

BKL1\_PWM  
LCD1\_PCLK  
LCD1\_VSYNC  
LCD1\_HSYNC  
LCD1\_DE  
BKL1\_ON


LCD1\_R0  
LCD1\_R1  
LCD1\_R2  
LCD1\_R3  
LCD1\_R4  
LCD1\_R5  
LCD1\_R6  
LCD1\_R7  
LCD1\_G0  
LCD1\_G1  
LCD1\_G2  
LCD1\_G3  
LCD1\_G4  
LCD1\_G5  
LCD1\_G6  
LCD1\_G7  
LCD1\_B0  
LCD1\_B1  
LCD1\_B2  
LCD1\_B3  
LCD1\_B4  
LCD1\_B5  
LCD1\_B6  
LCD1\_B7

Apalis - Digital RGB

12 of 25

MM70-314-310B1



















Stitching Capacitor




Place Close to the Module Connector

LCD1\_MXM3[0..29]

X8












Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>19</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:08 AM</b>	Sheet <b>19</b> of <b>32</b>	
File: <b>DDC.SchDoc</b>			


















Title <b>Apalis Evaluation Board 1.1</b>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>23</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:08 AM</b>	Sheet 23 of 32	
File: <b>CAN.SchDoc</b>			




I2C1[0..1]  
18, 29, 5, 6



## mSATA



## SATA






NOTE 14: Mini PCIe connector schematic symbol is used in the schematic for the mSATA connector (X36), as Mini PCIe and mSATA use the same physical connector. It is important to note that the mSATA interface specifies the RX+ signal on pin 23 and RX- signal on pin 25, whereas the Mini PCIe Card features the RX+ signal on pin 25 and RX- on pin 23. The PCIe interface supports polarity reversal, but not the SATA interface. Since the Mini PCIe connector pin names doesn't match with the mSATA signals, the situation might be confusing. Special attention must be paid while reading or connecting the mSATA signals.

## Revision History Notes




Title <b>Apalis Evaluation Board 1.1</b>			Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>25</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:09 AM</b>	Sheet <b>25</b> of <b>32</b>	
File: <b>Sata.SCHDOC</b>			






Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>27</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:09 AM</b>	Sheet <b>27</b> of <b>32</b>	
File: <b>PCI_Express_Connectors.SchDoc</b>			






Title <b>Apalis Evaluation Board 1.1</b>			Toradex AG Ebenastrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>29</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:09 AM</b>	Sheet <b>29</b> of <b>32</b>	
File: <b>Type_Specific.SchDoc</b>			



Title <b>Apalis Evaluation Board 1.1</b>			Toradex AG Ebenaustrasse 10 Horw 6048 Switzerland
Size: <b>A3</b>	Number: <b>30</b>	Revision: <b>V1.1</b>	
Date: <b>6/17/2021</b>	Time: <b>12:34:09 AM</b>	Sheet <b>30</b> of <b>32</b>	
File: <b>LEDs_Switches.SchDoc</b>			



NOTE 15: Normally, JTAG interface is not required on the Apalis carrier board. For flashing and debugging purpose, the system Recovery mode over USB (USB01) and Serial Port (UART1) shall be used. On custom carrier board, customers are recommended to implement the JTAG interface only if it is necessary.

Revision History Notes



Title <i><b>Apalis Evaluation Board 1.1</b></i>			Toradex AG <i>Ebenastrasse 10</i> <i>Horw</i> <i>6048</i> <i>Switzerland</i>
Size: <b>A3</b>	Number: <b>31</b>	Revision: <b>V1.1</b>	
Date: <i>6/17/2021</i>	Time: <i>12:34:10 AM</i>	Sheet <b>31</b> of <b>32</b>	
File: <b>JTAG.SchDoc</b>			

